

The descriptions of the bits of the RC memory word (32+6 bits) of the Heating RX radar controller

Bit N:o	Signal	Direction	Description	Destination
	LPRPint		Not programmable	
61	PSAV1	O, logic ?	Power-save TX1/2 ON	TX power-save logic
60	PSAV2	O, logic ?	Power-save TX3/4 ON	TX power-save logic
59	PSAV3	O, logic ?	Power-save TX5/6 ON	TX power-save logic
58	PSAV4	O, logic ?	Power-save TX7/8 ON	TX power-save logic
57	PSAV5	O, logic ?	Power-save TX9/10 ON	TX power-save logic
56	PSAV6	O, logic ?	Power-save TX11/12 ON	TX power-save logic
31	RXSYNC			
30	NCO-reset	O, neg. pulse	Zeroes NCO phase accumulator	Channel boards
29	NCO-load	O, pos. pulse	Activates frequency loading logic	Channel boards
28	NCO-select -9	Output	Numerical Control Oscillator freq. select bit 9	Channel boards
27	NCO-select -8	Output	Numerical Control Oscillator freq. select bit 8	Channel boards
26	NCO-select -7	Output	Numerical Control Oscillator freq. select bit 7	Channel boards
25	NCO-select -6	Output	Numerical Control Oscillator freq. select bit 6	Channel boards
24	NCO-select -5	Output	Numerical Control Oscillator freq. select bit 5	Channel boards
23	NCO-select -4	Output	Numerical Control Oscillator freq. select bit 4	Channel boards
22	NCO-select -3	Output	Numerical Control Oscillator freq. select bit 3	Channel boards
21	NCO-select -2	Output	Numerical Control Oscillator freq. select bit 2	Channel boards
20	NCO-select -1	Output	Numerical Control Oscillator freq. select bit 1	Channel boards
19	NCO-select -0	Output	Numerical Control Oscillator freq. select bit 0	Channel boards
18	ADSEL_1	O, level pos/neg	Selects ADC 1 or ADC 2 for channel 2	Channel board 2
17	BUFFLIP	O, neg. pulse	Changes the role of buffer memory sides	Channel boards
16	STFIR	O, neg. pulse	Start pulse for FIR filters	Channel boards
15	CHON 6	O, neg. active	Dis/enables data writing into the BM 6	Channel board 6
14	CHON 5	O, neg. active	Dis/enables data writing into the BM 5	Channel board 5
13	CHON 4	O, neg. active	Dis/enables data writing into the BM 4	Channel board 4
12	CHON 3	O, neg. active	Dis/enables data writing into the BM 3	Channel board 3
11	CHON 2	O, neg. active	Dis/enables data writing into the BM 2	Channel board 2
10	CHON 1	O, neg. active	Dis/enables data writing into the BM 1	Channel board 1
9	ADSEL_0	O, level pos/neg	Selects ADC 1 or ADC 2 for channel 1	Channel board 1
8	INT	O, pos. pulse	Interrupt to DSP	CH-adapter board
7	AD_strobe	O, neg. pulse	Strobe of ADC select register	Channel boards
6	RXP2B	O, ?	Receiver protector bit B	RX-protector B
5	RXP2A	O, ?	Receiver protector bit A	RX-protector A
4	Spare			
3	S3	Output	Status bit 3 to DSP interface boards	CH-adapter board
2	S2	Output	Status bit 2 to DSP interface boards	CH-adapter board
1	S1	Output	Status bit 1 to DSP interface boards	CH-adapter board
0	S0	Output	Status bit 0 to DSP interface boards	CH-adapter board
	PatchClk *)	O, pos. pulse	Strobes the RC register, on CH-adapter board	
	LPRPint		Last Pulse Repetition Period interrupt from R/C HW	
	PatchClk		Timing Clock, from R/C HW	
	Running		R/C running, from R/C HW	
	PSAV1-6	Outputs	Taken out from the optional 14-pin connector on the RC's PCB	

NOT IN USE

1) Pins are defined in the RC pin assignment document (rows P2 a1-a32 and P2 c1- c32).

*) Separate signal from the RC.

O =output, BM = Buffer Memory

10.7.2008