

RW0/1 truth table

18.1.2007

Function	CH95	CH94	CH93	CH92	CH91	CH90	CH89	CH88	CH87	CH86	CH85	CH84	CH83	CH82	CH81	CH80
	ISAFUD	IESYNC	Reset	Clock F	Clock A	Clock D	RWE1	RWE0	RB_enable2	RB_enable1	ASF_counter	ASF_RAM2	ASF_RAM1	Boarsel 2	Boarsel 1	Boarsel 0
							0	0								
							0	1								
							1	0								
							1	1								

serial write to DDS
RAM, registers loading
RAM, registers loading
State, when RC is running

RB1/2 truth table

Function	CH95	CH94	CH93	CH92	CH91	CH90	CH89	CH88	CH87	CH86	CH85	CH84	CH83	CH82	CH81	CH80
	ISAFUD	IESYNC	Reset	Clock F	Clock A	Clock D	RWE1	RWE0	RB_enable2	RB_enable1	ASF_counter	ASF_RAM2	ASF_RAM1	Boarsel 2	Boarsel 1	Boarsel 0
									0	0						
									0	1						
									1	0						
									1	1						

Read back 2 & 1 disabled, serial load
Read back 2 disabled & 1 enabled
Read back 2 enabled & 1 disabled
Read back 2 & 1 enabled, RC running

Init values: channels CH95-CH80

Function	CH95	CH94	CH93	CH92	CH91	CH90	CH89	CH88	CH87	CH86	CH85	CH84	CH83	CH82	CH81	CH80
	ISAFUD	IESYNC	Reset	Clock F	Clock A	Clock D	RWE1	RWE0	RB_enable2	RB_enable1	ASF_counter	ASF_RAM2	ASF_RAM1	Boarsel 2	Boarsel 1	Boarsel 0
	1	1	1	1	1	0	1	1	0	0	1	1	1	1	1	1

F
B
3
F

We pulse generation

