

MPV924 **register 2, 4 and 6** (connectors P6-8) used in the heating DDS control.

MPV924 Register 1 Heating DDS control					
Channel	Signal	Description	Active	MPV	Address + Base
CH 48	DataL_0	Data bit 0	High/Low	out	byte1, Addr +C_7
CH 49	DataL_1	Data bit 1	High/Low	out	
CH 50	DataL_2	Data bit 2	High/Low	out	
CH 51	DataL_3	Data bit 3	High/Low	out	
CH 52	DataL_4	Data bit 4	High/Low	out	
CH 53	DataL_5	Data bit 5	High/Low	out	
CH 54	DataL_6	Data bit 6	High/Low	out	
CH 55	DataL_7	Data bit 7	High/Low	out	
CH 56	DataH_0		High/Low	in	byte_0 Addr + C_6
CH 57	DataH_1		High/Low	in	
CH 58	DataH_2		High/Low	in	
CH 59	DataH_3		High/Low	in	
CH 60	DataH_4		High/Low	in	
CH 61	DataH_5		High/Low	in	
CH 62	DataH_6		High/Low	in	
CH 63	DataH_7		High/Low	in	
CH 64	AD00	Address 00	High/Low	out	byte_1, Addr +C_9
CH 65	AD01	Address 01	High/Low	out	
CH 66	AD02	Address 02	High/Low	out	
CH 67	AD03	Address 03	High/Low	out	
CH 68	AD04	Address 04	High/Low	out	
CH 69	AD05	Address 05	High/Low	out	
CH 70	AD06	Address 06	High/Low	out	
CH 71	AD07	Address 07	High/Low	out	
CH 72	AD08	Address 08	High/Low	out	byte_0, Addr +C_8
CH 73	AD09	Address 09	High/Low	out	
CH 74	AD10	Address 10	High/Low	out	
CH 75	AD11	Address 11	High/Low	out	
CH 76	AD12	Address 12	High/Low	out	
CH 77	AD13	Address 13	High/Low	out	
CH 78	AD14	Address 14	High/Low	out	
CH 79	AD15	Address 15	High/Low	out	
CH 80	BoardSel0	Board select bit 0	High/Low	out	byte1, Addr +C_B
CH 81	BoardSel1	Board select bit 1	High/Low	out	
CH 82	BoardSel2	Board select bit 2	High/Low	out	
CH 83	ASF_RAM1	Amplitude Scale Factor RAM 1 selected	Low	out	
CH 84	ASF_RAM2	Amplitude Scale Factor RAM 2 selected	Low	out	
CH 85	ASF_counter	ASF counters loading selected	Low	out	
CH 86	RB_enable1	Read Back from AD9953 I	Low	out	
CH 87	RB_enable2	Read Back from AD9953 II	Low	out	
CH 88	R/WE0	Read (H) / Write pair 0 (L H)	High/Low	out	byte_0 Addr +C_A
CH 89	R/WE1	Read (H) / Write pair 1 (H L)	High/Low	out	
CH 90	Clock D	Eval. Board clock D	▲	out	
CH 91	Clock A	Eval. Board clock A	▲	out	
CH 92	Clock F	Eval. Board clock F	▲	out	
CH 93	Reset	Board's reset	low	out	
CH 94	IESYNC	Enables sync FUD to go to the DDSs	low	out	
CH 95	ISAFUD	Synchronization clock for the DDSs	▲	out	
CH 32	SD_out1	Serial data out from DDS1	High/Low	in	byte1, Addr +C_5
CH 33	SD_out2	Serial data out from DDS2	High/Low	in	
CH 34	RUNVALID	DDS-carrier board stopped	Low	in	
CH 35	Spare_5	Spare			
CH 36	Spare_6	Spare			
CH 37	Spare_7	Spare			
CH 38	Spare_8	Spare			
CH 39	Spare_9	Spare			
CH 40	Spare_10	Spare			
CH 41	Spare_11	Spare			
CH 42	Spare_12	Spare			
CH 43	Spare_13	Spare			
CH 44	Spare_14	Spare			
CH 45	Spare_15	Spare			
CH 46	Spare_16	Spare			
CH 47	Spare_17	Spare			