

Pin allocation of the FPDP-connector of the DDS Carrier board

FPDP board connector			
pin	Signal	pin	signal
80	DataH_7	79	DataH_6
78	DataH_5	77	DataH_4
76	GND	75	DataH_3
74	DataH_2	73	DataH_1
72	DataH_0	71	GND
70	DataL_7	69	DataL_6
68	DataL_5	67	DataL_4
66	GND	65	DataL_3
64	DataL_2	63	DataL_1
62	DataL_0	61	GND
60	AD15	59	AD14
58	AD13	57	AD12
56	GND	55	AD11
54	AD10	53	AD09
52	AD08	51	GND
50	AD07	49	AD06
48	AD05	47	AD04
46	GND	45	AD03
44	AD02	43	AD01
42	AD00	41	GND
40	IESYNC	39	ISAFUD
38	Reset	37	Clock F
36	GND	35	Clock A
34	Clock D	33	R/WE1
32	R/WE0	31	GND
30	RB_enable2	29	RB_enable1
28	ASF_counter	27	ASF_RAM2
26	GND	25	ASF_RAM1
24	BoardSel2	23	BoardSel1
22	BoardSel0	21	GND
20	Spare_17	19	Spare_16
18	Spare_15	17	Spare_14
16	GND	15	Spare_13
14	Spare_12	13	Spare_11
12	Spare_10	11	GND
10	Spare_9	9	Spare_8
8	Spare_7	7	Spare_6
6	GND	5	Spare_5
4	RUNVALID	3	SD_out2
2	SD_out1	1	GND

7/16/08 /mjp

MPV924 registers			
I/O-Channel	Signal	Description	Addr
CH 48	DataL_0	Data bit 0 <i>the lower data byte of</i>	Base + C7
CH 49	DataL_1	Data bit 1 <i>the connector P6 is</i>	
CH 50	DataL_2	Data bit 2 <i>programmed to be as an</i>	
CH 51	DataL_3	Data bit 3 <i>output of MPV</i>	
CH 52	DataL_4	Data bit 4	
CH 53	DataL_5	Data bit 5	
CH 54	DataL_6	Data bit 6	
CH 55	DataL_7	Data bit 7	Base + C6
CH 56	DataH_0	Data bit 0 <i>the higher data byte of</i>	
CH 57	DataH_1	Data bit 1 <i>the connector P6 is</i>	
CH 58	DataH_2	Data bit 2 <i>programmed to be as an</i>	
CH 59	DataH_3	Data bit 3 <i>input of MPV</i>	
CH 60	DataH_4	Data bit 4	
CH 61	DataH_5	Data bit 5	
CH 62	DataH_6	Data bit 6	Base + C9
CH 63	DataH_7	Data bit 7	
CH 64	AD00	Address 00	
CH 65	AD01	Address 01	
CH 66	AD02	Address 02	
CH 67	AD03	Address 03	
CH 68	AD04	Address 04	
CH 69	AD05	Address 05	Base + C8
CH 70	AD06	Address 06	
CH 71	AD07	Address 07	
CH 72	AD08	Address 08	
CH 73	AD09	Address 09	
CH 74	AD10	Address 10	
CH 75	AD11	Address 11	
CH 76	AD12	Address 12	Base + CB
CH 77	AD13	Address 13	
CH 78	AD14	Address 14	
CH 79	AD15	Address 15	
CH 80	BoardSel0	Board select bit 0	
CH 81	BoardSel1	Board select bit 1	
CH 82	BoardSel2	Board select bit 2	
CH 83	ASF_RAM1	Amplitude Scale Factor RAM 1 selected	Base + CA
CH 84	ASF_RAM2	Amplitude Scale Factor RAM 2 selected	
CH 85	ASF_counter	ASF counters loading selected	
CH 86	RB_enable1	Read Back from AD9953 I	
CH 87	RB_enable2	Read Back from AD9953 II	
CH 88	R/WE0	Read (H) / Write_pair 0 (L H)	
CH 89	R/WE1	Read (H) / Write_pair 1 (H L)	
CH 90	Clock D	Eval. Board clock D	Base + C5
CH 91	Clock A	Eval. Board clock A	
CH 92	Clock F	Eval. Board clock F	
CH 93	Reset	Board's reset	
CH 94	IESYNC	Enables sync_FUD to go to the DDSs	
CH 95	ISAFUD	Synchronization clock for the DDSs	
CH 32	SD_out1	Serial data out from DDS1	
CH 33	SD_out2	Serial data out from DDS2	
CH 34	RUNVALID	DDS-carrier board stopped	
CH 35	Spare_5	Spare	
CH 36	Spare_6	Spare	
CH 37	Spare_7	Spare	
CH 38	Spare_8	Spare	
CH 39	Spare_9	Spare	
CH 40	Spare_10	Spare	
CH 41	Spare_11	Spare	
CH 42	Spare_12	Spare	
CH 43	Spare_13	Spare	
CH 44	Spare_14	Spare	
CH 45	Spare_15	Spare	
CH 46	Spare_16	Spare	
CH 47	Spare_17	Spare	